Standard low power design utilizes a variety of approaches for supply and threshold control to reduce dynamic and idle power. At a very early stage of the design cycle, the V dd and V th values are estimated, based on the power budget, and then used to scale the delay and estimate the design performance. Furthermore, process variation in sub-20 nm feature technologies introduces a substantial impact on speed and power. Thus, the impact of such variation on the scaled delay has to also be considered in the performance estimation. In this paper, we propose a system-level model to estimate this delay, taking into consideration voltage scaling under within-die process variation for both planar and FinFET CMOS transistors in the sub-20 nm regime. The model is simple, has acceptable accuracy and is particularly useful for architectural-level simulations for lowpower design exploration at an early stage in the design space exploration. The proposed model estimates the delay in different supply voltage and threshold voltage ranges. The model uses a modified alpha-power equation to measure the delay of the critical path of a computational logic core. The targeted technology nodes are 14 nm, 10 nm, and 7 nm for FinFETs, and 22 nm, and 16 nm for planar CMOS. Within-die process variation is assumed to be lumped in with the threshold voltage and the transistor channel length and width to simplify its impact on delay. For the given technology nodes, the average percentage error numbers of theproposed delay equation compared to hSpice are between 0.5% to 14%.
INTRODUCTION
Over the last decade, the main advantage of technology scaling was thought to be its ability to increase transistor density. The other traditional gains, such as increasing the switching speed and lowering the supply voltage to improve power consumption, are no longer sustainable. [1] [2] [3] [4] Beyond 32 nm, the conventional planar CMOS transistors also suffered from high variability and performance degradation. 5 During the process of attempting to improve transistor performance, the double-gated transistors showed good potential towards improving the switching strength and hence the performance of the transistor. [6] [7] [8] [9] [10] [11] Despite this improvement, the new structure introduced different types of dimensional variability. Thus, process variation continued to be one of the main challenges for design reliability. At the system level, process variation results in an asymmetric speed distribution among cores in today's multicore and manycore processors. 5 Given today's chip sizes, billions of transistors are fabricated on the same chip to make thousands of processing and memory cores. Running such chips is only possible if the power consumption is within budget. 12 Initially, a system-level power optimization simulation environment is utilized to analyze different optimization techniques using estimated power and performance values as figures of merit. In such cases, this analysis is considered to be the initial stage in the design process. Such a simulation can be realized only with an effective delay model. [13] [14] [15] Thus, a simple and relatively accurate system-level delay model which can be used in a multi supply voltage design 1 optimization is needed. This delay model can be used to estimate the core performance under different simulation conditions.
Within-die variation comes as a result of the CMOS manufacturing process. Its impact on the transistor's features, which comes as systematic and random effects, is usually modelled using statistical methods. 16 17 Such impact affects the transistor's threshold voltage and its channel's length and width. Changes in the mentioned transistor's parameters impact the transistor's switching delay. Thus, these changes in the delay have to be estimated while taking such variability into consideration. Thus, a delay equation that accurately measures the performance of a core in a multi-core processor, while considering the impact of such variations, is needed.
This paper is organized as follows: Section 2 explains the motivation behind the proposed work. Section 3 covers previous work. Section 4 discusses the proposed delay model. Finally, Section 5 presents the experimental setup and then the analysis of the results.
MOTIVATION
System-level simulation is a common practice in VLSI design. 13 18 19 The main challenge is that system-level simulation can be very complex. Analysis must be carried out from the application perspective while considering system, circuit, and device level issues. 20 21 For instance, a typical application running on a manycore platform is expected to include thousands of tasks with communication load between dependent tasks. Such a platform has a heterogeneous set of cores which are carefully located in order to reduce traffic and provide locality for the resources needed by a given application. Implementing a low power processor with a multi-V dd /multi-frequency configuration also requires a proper distribution of supply voltages and frequencies that are based on the workload to reach minimum power consumption. 23 Moreover, process, voltage and temperature (PVT) variations can add another level of complexity to the design problem. Process variation is very important, especially when a platform has thousands of cores, which can only be realized at smaller process technologies. A simulation environment that includes all of these factors is used to design low-power and variationaware processors. Modeling and estimating the delay in such a complex simulation environment is critical. The delay model should be accurate enough to produce realistic numbers and simple enough to keep simulation time reasonably fast. [24] [25] [26] The alpha-power delay model is one of the most popular delay equations due to its simplicity and relative accuracy. It is used at the system-level to estimate the delay under different supply voltage or threshold voltage conditions. 19 27 28 The model is used in the literature for estimating the delay when evaluating different network-onchip policies or routing algorithms, 13 18 21 multicore and manycore low power optimizations, 14 29 30 or low power memory designs at the system-level. 19 Furthermore, the model is also used to evaluate the delay in near-threshold operations. 31 It is also used to estimate the impact of process variation on the system-level delay. [32] [33] [34] [35] [36] Usually, the critical path delay of a core block is modelled as an inverter chain. This is a common practice at the early stage of the design cycle. 20 31-33 37-39 At this point, the design process is focused on a specific goal using different optimization methods. Thus, the alpha-power model is sufficient to study different optimization options.
In this work, we attempt to exploit the simplicity of the alpha-power model while improving its accuracy. Such a conventional delay model might not be applicable in its simple form for such a complex system-level simulation environment. As a demonstration of the problem, consider the threshold voltage (V th ), which is a very important parameter to accurately measure the delay. Usually, the threshold voltage is assumed to be a constant number produced using statistical methods that capture process variation impact. However, the threshold voltage is always affected by other transistor parameters. Thus, the effective threshold voltage is a result of the target V th , V dd , along with the L and W. Figure 1 shows the effective V th considering the previously mentioned parameters. Each of the planes shows the effective V th value compared to the assumed constant V th (labeled with an arrow pointing to the plane). This figure shows how the effective V th changes with respect to other parameters (W considered to be nominal for the given plots for simplicity). These numbers are produced for 7 nm technology using hSpice.
In this paper, we propose a modified alpha-power model used to estimate the delay at the system-level for FinFET and planer CMOS transistors for multi-V dd designs under process variation. We did extensive hSpice simulations to 
RELATED WORK
Many papers have addressed delay and power modelling of FinFET transistors under process variations. Most of the papers addressed this type of variation and its impact on the transistor parameters measure in statistical forms, such as mean and standard deviation for each of these parameters. Stillmaker et al. presented in Ref. [4] scaling equations for all CMOS technologies starting from 180 nm down to 7 nm. They did extensive spice simulations and produced equations to calculate the delay of any node based on the delay of the previous node using their scaling equation. They also produced energy and power factors as well. Khatamifard et al. 17 proposed a modular architecture-level model of parametric variation to characterize variation-incurred unpredictability at an early design stage. This paper examines the case of FinFETs in particular. Tang et al. 40 presented a detailed delay/power estimation of FinFET at the circuit level. They used statistical modelling to estimate the process variations impact on delay by comparing the process variation impact for the 22 nm and 14 nm technologies. In Ref. [41] , Tang et al.
propose McPAT-PVT to address the PVT impact at the architectural level. They focus on the memory, networkon-chip and cores in a multicore platform. They provide a simulation platform to estimate PVT impact on a specific multicore design. In Ref. [42] , Baravelli et al. studied the impact of line-edge-roughness on FinFETs for sub-45 nm technologies. The authors used a hydrodynamic model with density-gradient approximation for carrier transport, along with work-function calibration. Patel et al. explored the impact of line-edge-roughness on 13 nm technology FinFETs. 43 They presented a model to estimate the performance of double-gate devices considering the impact of line-edge-roughness.
In the literature, most of the work used lengthy and exhaustive simulations to estimate the delay. Such methods are prohibitive at large-scale system-level architecture design due to simulation time. In this work we propose a simple yet effective delay equation to be used at the architectural level. Statistical methods can be used to estimate the process variation impact and then the proposed delay equation is used to calculate the delay. The delay numbers are then compared to hSpice for validation.
DELAY MODELLING
In this section, we discuss the proposed model used to estimate the transistor delay, taking voltage scaling under process variation into consideration.
FinFET Structure and Operation
FinFETs are multi-gate transistors that offer better gatechannel control in small feature technologies. They show higher performance and lower leakage compared to the CMOS planar. 44 As shown in Figure 2 , the gate is made of a thin fin that connects the source and the drain together to make the channel. The channel is sandwiched between two side gates on two opposite sides. The dimensions of the gate are measured through the gate length, oxide thickness, fin width, and fin height. The operation of the FinFET transistor is very similar to the CMOS planar. The performance improvement comes from the extended gatechannel border area. The effective width of the FinFET is calculated in terms of the fin height and width, i.e., W eff = 2 * H fin + W fin . 45 
Process Variation Modelling
Process variation affects FinFET parameters such as its dimensions and threshold voltage. For instance, the fin height and width, affect the gate's effective width, length, oxide thickness, etc. The variation of the transistor dimensions impacts the concentration of dopants as well, which also affects the threshold voltage. 17 Process variation is usually captured by the threshold voltage, the gate length, and the fin height. 17 26 For every mentioned parameter, the impact of process variation is estimated using two components: systematic and random. The systematic component is calculated using a multivariate normal distribution. 17 Thus, the chip is divided into small fragments. Each fragment is given a normal distribution of the given parameter.
The systematic variation of V th , is calculated using a distance dependent model with spherical correlation shape function, namely r , where r is the distance between fragment X and Y. This type of modelling is simple enough to be used for system-level architectures and it is known to match empirical data from silicon measurements. 3 17 26 46 The spatial correlation resulting from systematic effects is captured using the following function:
The random variation is represented by the standard deviation rand and is due to uncorrelated random effects. Consequently, the random and systematic components are considered to have equal impact on the total variation. Thus, after adding the random component, the total V th standard deviation is:
Examples of the transistor parameters generated using the statistical methods that have been discussed are shown in Figures 3 and 4 . Figure 3 shows the V th sample distribution assuming the variation to be total = 25%. Figure 4 shows the L sample distribution assuming the variation to be total = 12.5%. Both figures are assumed for the 7 nm technology with the nominal V th to be 62.4 mV. These variation ranges are used later in the hSpice to generate accurate delay values that makes the proposed delay equation.
Proposed Delay Model for Voltage Scaling
Under Process Variation The alpha-power delay equation is a conventional delay equation used to estimate the delay in CMOS gates. The delay equation incorporates transistor's process and operational features, as shown in (3) . Some of these features such as the gate width (which includes fin height and width for FinFETs) and gate length, threshold voltage and oxide thickness, are subjected to variability due to low precision in the fabrication process in the sub-20 nm range. Thus, this equation can directly evaluate the delay with respect to any change in the parameters we have mentioned. The equation also includes the supply voltage which can also be used for voltage scaling calculations.
given that C eff is the effective switching capacitance of the transistor, W and L are the effective width and length, Fig. 3 . V th probability density function generated for 7 nm technology with nominal V th = 62.4 mV, and total = 25%. Fig. 4 . L probability density function generated for 7 nm technology, and total = 12.5%.
V dd is the supply voltage, V th is the threshold voltage, and , and C ox are technology dependent parameters.
The alpha-power model can be extended to evaluate the delay at the system-level. Although, Eq. (3) is considered for a single transistor, it can be used to evaluate the critical path delay of a logic block. The critical path can be modelled as a chain of inverters. 3 7 47 The effective capacitance in the equation would then represent the capacitance of all switching transistors along the inverter chain. Thus, it can be used to estimate the total delay of a critical path of a logic block.
The switching delay of the critical path is calculated using the alpha-power model. However, this delay equation might be too simple for FinFET devices, and particularly for small feature technologies beyond 20 nm. Thus, the model has to be adjusted to handle such small technologies with acceptable accuracy. In this paper, the alpha-power model is modified such that it is suitable for sub-20 nm technologies for both planar and FinFET CMOS. 
The proposed equation is used to evaluate the critical path delay of a processing core in different supply voltage regimes. The impact of process variation is quantified through transistor features, such as the threshold voltage, the channel length, the fin height and width (or the effective device width). Figure 5 shows the proposed delay calculations. Transistor parameters such as V th , L, and W are generated using statistical methods as discussed in Section 4.2 (samples shown in Figs. 3 and 4) . The numbers are then used to select the proper fitting parameters obtained from this study and the delay can be calculated using Eq. (4).
RESULTS AND ANALYSIS
In this section, we discuss the experimental setup, results, and the analysis of these results.
Experimental Setup
Predictive Technology Models (PTM) of Ref. [48] are used to create inverter chains implemented and run in hSpice to produce real delay numbers. 49 An inverter chain with FO4 transistor sizing is built and simulated in hSpice. The value of the supply voltage, gate length, fin height and width, and threshold voltage are changed within a predefined range to measure the inverter chain delay. The delay values due to voltage scaling for a given L eff , W eff and V th are then fitted into the proposed delay Eq. (4) Table I shows the nominal values considered for different process technologies in this work. The parameters: L, and H fin are varied by +/−20%, while V dd , and V th , are varied by +/−40%. These ranges are set to cover process variation impact while considering voltage scaling and near-threshold operation. The standard deviation used in the literature for small feature technologies ranges from 15% to 30% 28 51 depending on the supply voltage; the lower the V dd the higher the variation. Near-threshold operations claim a reduction in the supply voltage by 30% from the nominal voltage. 52 Such voltage reduction increases when process variation is considered. These ranges are also justified by the probability distributions given in Figures 3 and 4 . As shown in Figure 3 , the range for the V th can vary from 40 mV to 85 mV (i.e., −36% to +36%) given that the nominal V th is 62.4 mV and standard deviation is 25. Similarly in Figure 4 , the range for L eff goes from about 5.75 nm to 8.25 nm (i.e., −17% to +17%) given that the nominal L eff is 7 nm and the standard deviation is 12.5. Note that some corner cases resulted in failed hSpice simulation. Within the given range, 25 points are considered during the simulation for each of the given parameters. The inverter chain length was assumed to be 20 gates.
Results and Analysis
The delay is first simulated in hSpice for each of the parameter's values. Then matlab function nlinfit 50 is used to fit the model Eq. (4) into the hSpice delay numbers to obtain the fitting parameters. Note that the number of simulated cases is the combination of 25 points for L, 25 points for H fin (for finFETs only), 25 points for V th , and 25 points for V dd , with total of 390,625 hSpice simulations for each technology listed in Table I . In all the figures shown, we selected only a subset of the simulated cases for clarity purposes. Figure 6 shows the delay numbers obtained from hSpice simulation and the delay equation. The figure plots the delay while varying the effective threshold voltage. Each curve in the figure represents the delay-V th relationship for a given gate-length value. It also shows the delay value due to hSpice/PTM simulation fail. Also, the L eff value starts at 6.3 nm, which is less than the nominal amount by only 10% due to the same problem. As shown, b 2 and b 4 converge into 0.65 and 1.15, while b 1 is more spread out from 0.7 to 0.35 (not including the first case L = 6.3, where the curve goes from 0.7 all the way to 3.9). Note that not all the (L eff , W eff ) values are labeled in the figure to improve clarity. Figure 9 shows the error percentage averaged across W eff range plotted with respect to changing the V th , L eff , and V dd . The error shown is calculated for the 7 nm technology. As shown, the error increases above 2% as the L eff gets beyond 6 nm and V th above 100 mV. A higher L eff keeps the error rate at less than 1%. This is an acceptable approximation for delay calculations at the system level.
Figures 10(a) and (b) show the fitting parameters for the FinFET 10 nm and 14 nm technologies. As stated earlier, in order to simplify the demonstration, we did not show all simulation points. The figure shows a similar trend to the one for the 7 nm technology. For both 10 nm and 14 nm technologies, b 2 and b 4 are limited to a confined range. The b 4 parameter converges into 1.1 for both technologies (similar to 7 nm as well). Note that b 4 represents the in the original alpha-power model as shown in Eq. (3). So, it is safe to assume that (or b 4 ) is around 1.1 for all three technologies. Parameter b 2 , which is the fitting parameter multiplied by the V dd in Eq. (4), converges towards 0.65 for the 7 nm, 0.8 for the 10 nm, and 0.9 for the 14 nm. Thus, it is clear that b 2 decreases as the technology decreases. Finally, the b 1 parameter is more spread out from 0.5 to 1.5 for the 10 nm, and from 0.6 to 1.7 for the 14 nm. Parameter b 1 is the fitting parameter proportional to the delay value. In all cases, the trend is that the increase in the transistor features, such as V th , L eff and W eff , seems for force b 1 to decrease. It should be noted that only selected simulation cases are plotted to simplify the figure. The trend is that errors increase as the threshold voltage increases. Table II shows the percentage of error across all simulations for all technologies under investigation. As shown, the numbers are very reasonable. The planar technologies show higher error numbers compared to the FinFETs.
The proposed delay model along with the fitting parameters numbers can be used to estimate the delay under process variation in different supply voltage regimes at the system-level with reasonable accuracy. As stated earlier, samples of L eff , W eff , and V th are generated using statistical methods. Thus, the numbers of L eff , W eff , and V th used in this work might not match those generated by these methods. In such cases, interpolation can be used to pick the corresponding fitting parameters to calculate the delay.
CONCLUSION
In this paper, we proposed a simple yet effective delay equation that can be used at the architectural level. The proposed delay equation is used to calculate the delay under process variation considering multi supply voltage designs. The target technologies are FinFETs with 7 nm, 10 nm, and 14 nm, and planar with 16 nm and 22 nm gate lengths. The results obtained here showed an average percentage error between 0.5% and 14% compared to hSpice simulation.
